

Agilent E2929A/B Opt. 100 PCI-X Analyzer

User's Guide



Agilent Technologies

Important Notice

All information in this document is valid for both Agilent E2929A and Agilent E2929B testcards.

Copyright

 $\ensuremath{\mathbb{O}}$ 2000, 2001 Agilent Technologies. All rights reserved.

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies Inc. as governed by United States and international copyright laws.

Author: Anja Schauer, t3 medien GmbH

Notice

The material contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Agilent Technologies shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

Contents

Documentation	Overview	5
Running A Samp	ole PCI-X Analyzer Session	7
	PCI-X Analyzer Scenarios	7
	Preparing for the Guided Tour	8
	Guided Tour: Analyzing PCI-X Traffic from System	
	Memory to the Testcard	9
	Setting Up the Trigger	10
	Setting Up the Storage Qualifier	12
	Running the PCI-X Analyzer	13
	Analyzing the Captured Waveforms	13
	Analyzing the Captured Bus Cycles	15
	Analyzing the Captured Transactions	16
Capturing Data i	n the Trace Memory	17
	Data Stored in the Trace Memory	18
	Setting Up the Data Capture	20
	How to Set Up the Trigger	21
	How to Specify a Trigger Pattern	23
	How to Set Up the Storage Qualifier	25
	How to Specify Transactions and States	26
	Setting Up the Trigger Sequencer	27
	Sample Sequencer Setup	29
	How to Set Up the Trigger Sequencer	31
	How to Run the Data Capture	32

Viewing And Processing the Trace Memory Capture	35
Using the Waveform Viewer	36
How to Arrange the Signal Display	37
How to Adjust Range and Resolution	38
How to Use the Markers	39
How to Synchronize the Listers	40
Using the Bus Cycle Lister	41
Browsing Through the Cycles	42
Using the Transaction Lister	42
Processing the Captured Data	44

Documentation Overview

This section shows you the different types of documents offered by Agilent Technologies and gives you an overview of which documents are available when you work with the Agilent E2929A/B PCI-X Exerciser and Analyzer.

All documents are valid for both Agilent E2929A and Agilent E2929B testcards. The following documents are available:

Getting Started Guide • Getting Started Guide

Introduces standard analysis features and provides an example of how to set up the protocol observer.

This guide also gives detailed information about the hardware and interfaces.

User's Guides • Agilent E2929A/B Opt. 300 PCI-X Exerciser User's Guide

Provides information on programming the testcard as an initiator and/or target device. It shows you how to actively stimulate the PCI-X bus.

This guide shows how to:

- Initiate data transfers on the PCI-X bus (act as requester-initiator).
- Act as completer-target.
- Handle split completion transactions (act as completer-initiator).
- Handle open requests (act as requester-target).
- Agilent E2929A/B Opt. 100 PCI-X Analyzer User's Guide

Provides information on how to examine the behavior of a PCI-X device on the bus and shows how to perform functional tests such as data compares.

• Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer User's Guide

Provides all features that are needed to evaluate and optimize any device under test in terms of the performance.

GUI and C-API/PPR References

• Agilent E2929A/B Windows and Dialog Boxes Reference

Provides reference information on all windows and dialog boxes of the Agilent E2920 graphical user interface (GUI).

• Agilent E2929A/B Opt. 320 C-API/PPR Reference

Describes all C functions, types and definitions of the application programming interface of the Agilent E2929A/B PCI-X testcard.

This reference also provides the commands and abbreviations that are used in the command line interface (CLI) of the graphical user interface.

Running A Sample PCI-X Analyzer Session

The following application example explains how the testcard can be used in various analyzing tasks. After introducing the major scenarios for the PCI-X Analyzer and showing how to prepare for the sample session, you will find a guided tour:

• Guided Tour: Analyzing PCI-X Traffic from System Memory to the Testcard.

PCI-X Analyzer Scenarios

The PCI-X Analyzer helps you, if you are:

- designing a PCI-X chip and you need to do bring-up or debugging,
- using a third party PCI-X chip on your motherboard or adapter card that you need to evaluate,
- trying to find the root cause of a failure that occurred during your chip or system level validation,
- writing and debugging low-level software (for example, BIOS code, device drivers).

It gives you the possibility to monitor the PCI-X bus to find out whether your software generates the correct PCI-X transactions, and also whether your device under test reacts correctly, both at the protocol and the data level.

If the PCI-X Analyzer (option 100) is licensed with your testcard, the 2-MB state PCI-X logic analyzer allows you to capture PCI-X traffic and view it as a state waveform, a bus cycle listing or as a transaction listing. The following example show you how to set up the PCI-X Analyzer and how to interpret the results.

Preparing for the Guided Tour

The example described in the guided tour is designed to be performed in Offline/Demo Mode—without hardware.

All the setup files (*.bst) and logic analyzer trace files (*.wfm) that are mentioned in the following text can be found under <your_installation_directory>\samples\demo. If you did not change the

default setting during installation, <your_installation_directory> will be c:\Program Files\Agilent\E2920 PCI-X Series.

To prepare for the guided tour:

- 1 Launch the Agilent E2920 software.
- 2 From the Setup menu, choose Testcard Configuration.
- 3 In the Testcard Configuration window, select Offline/Demo Mode.

Testcard Configuration	
HW <u>C</u> onfig <u>H</u> elp	
Ports PCI-X Bus/Slot: 0x0000 PCI-X Browse C RS232 COM 1 57600 ▼ C USB USB 0 ▼	OK Cancel
Fast Host Interface O Offline/Demo Mode	Scan Ports Ping
User Selected Testcard	
E2929A Deep (64 Bit, 133 MHz)	
Support / Licensing ✓ E2970A PCI-X Analyzer ✓ E2971A PCI-X Exerciser ✓ E2972A PCI-X Performance Offline/Demo mode: Us	er sets licenses.

Now choose E2929A_Deep (64 bit, 133 MHz) from the User Selected Testcard list, and select all licenses in the Support/Licensing group.
 Your display should look like the window shown above.

5 Click *OK* and the main window should look like this.



You are now ready to start the guided tour.

Guided Tour: Analyzing PCI-X Traffic from System Memory to the Testcard

This example shows how to set up the testcard to trigger on a particular address range and capture PCI-X traffic that occurs around this triggerpoint. The traffic is generated by a testcard read from the system memory.

Afterwards, the captured data can be viewed at various levels of abstraction to analyze the PCI-X behavior of the participating devices.

For this example, the logic analyzer will be set up to trigger on a PCI-X address phase with an address of 0x10003000, which corresponds to the system memory. All PCI-X cycles will be stored, including idle cycles.

Setting Up the Trigger

To set up a trigger and storage qualifier for the logic analyzer:

1 Use the Capture button in the icon bar of the main window, or choose *Capture* from the *Analyzer* menu.

🖑 Agilent E2920 Mai	n Window	
<u>File S</u> etup <u>E</u> xerciser	Analyzer Performance	<u>R</u> un <u>W</u> indows <u>H</u> elp
File	Protocol <u>C</u> heck	Analyzer Performance Run
	Capture Waveform Lister	
Hardware: E2929A Dee	<u>T</u> ransaction Lister	ction: Offline/Demo mode
	<u>R</u> un Stop	


- **2** In the Capture dialog box, select the *Trigger* tab.
- **3** Choose *Trigger on:* and select *Bus pattern*.
- **4** Click the *Edit* button.

This opens the Pattern Editor dialog box.

- **5** In the Pattern Editor:
 - Enter **10003000\h** for *AD32*.
 - Select x for *FRAME*.
- **6** In the Capture window, select *Obs pattern*.
- 7 Open the Pattern Editor dialog box and click on the text field to the right of the signal *bstate*.

This opens the Selection List dialog box.

8 Highlight *Addr* and click the right-arrow button to place it in the right (*Selected*) box and click *OK*. You can use the left-arrow button to remove the *DON'T CARE* entry from the *Selected* list.



9 In the Capture window, select AND from the list below *Bus pattern*. This builts a conjunction between bus and observer pattern terms.

Capture (E2929A_DEEP - Offline)	
Help	
Trigger Storage	ОК
C Immediate	Cancel
Trigger on:	
Any Error occured	
Bus pattern AD32=10003000\h Edit	
Bus command	
Bus address	
🥅 Initiator ID	
✓ Obs pattern	
Triggerpoint	

The Capture window should now look like this.

Setting Up the Storage Qualifier

Now, take a look at the *Storage* tab of the Capture window. On this tab, you can define the storage qualifier. The default is *All*, which instructs the logic analyzer to unconditionally capture one sample per clock. Alternatively, you can choose *Selected Transactions/States*, which allows you, for example, to suppress idle cycles between transactions during a transaction.

With the pattern fields, you can further restrict what is captured in the trace memory by storing only particular transaction types (for example, only memory writes) or storing only transactions where the testcard is participating as a initiator or target.

1 In the Capture dialog box, select the *Storage* tab.

For this example, the default *All* can be used.

elp Trigger Storage OK All Selected Transactions / States Selected Bus States Suppress Ide Cycles Suppress Wait Cycles	apture (E2929A - Offline)		
Trigger Storage OK • All • Selected Transactions / States • Selected Bus States • Selected Bus States • Suppress Idle Cycles Edit	alb		
 All Cancel Selected Transactions / States 1 Selected Bus States ✓ Suppress Idle Cycles 	Trigger Storage		OK
All Selected Transactions / States I Selected Bus States V Suppress Idle Cycles			Cancel
1 Edit Selected Bus States Image: Compress Idle Cycles			
Selected Bus States		Edit	
Suppress Idle Cycles	· ·	12.201	

2 Press *OK* in the Capture window, and the logic analyzer is ready to run.

Running the PCI-X Analyzer

Starting the PCI-X Analyzer in offline mode results in an error, but this would be the next step in our procedure if we were connected to a testcard.

This is normally done by pressing the Run button \blacktriangleright in the main window, which also starts the PCI-X Exerciser if installed or by selecting *Run* from the *Analyzer* menu. When connected to a testcard, the status bar of the Analyzer group in the main window changes to *Running...* to indicate that the Analyzer is running and waiting for a trigger signal.


Analyzing the Captured Waveforms

The captured data can be analyzed at different levels of abstraction. We start by using the waveform viewer:

- 1 Click the Waveform Viewer button in the main window (or use the *Waveform Lister* item from the Analyzer menu) to open the waveform viewer.
- 2 From the *File* menu in the Waveform Viewer window select *Load from file* and load the trace file rtbeh.wfm.

- **3** To navigate within the waveform viewer,
 - press the Goto Trigger button 🕂 to view data at the trigger,
 - enter a sample number in the left or right fields below each corner of the waveform display, or
 - use the scroll bar to move the viewed data.

Markers A and B can also be moved with the mouse or by entering a position.



If you need more information about the buttons and other controls in the waveform viewer, drag your mouse over the control icons to view the tool tips.

Analyzing the Captured Bus Cycles

Although the waveform viewer is appropriate for analyzing single transactions or when you need to check the state of individual control signals, it is tedious to "read" PCI-X transactions by looking at the waveform viewer. This is where the bus cycle lister helps.

- 1 Click the Bus Cycle Lister button in the main window (or use the *Bus Cycle Lister* item from the Analyzer menu) to open the bus cycle lister.
- 2 In the Bus Cycle Lister window, press the Goto Trigger button <u>→</u> to go to the triggerpoint.

👑 Bus Cycle Lister (E2929A_DEEP - Offline) [RTBehavior.wfm]
<u>F</u> ile <u>B</u> un <u>S</u> earch <u>H</u> elp
▶ ■ 🖓 🕂 🎗 â 🖾 Goto:
74: <decoding> (no DEVSEL#)</decoding>
75: <response></response>
76: <wait> (no TRDY#)</wait>
77: <wait> (no TRDY#)</wait>
78: Data = afed82ea -DISCONNECT SINGLE DATA PHASE
79: <recover></recover>
80: <idle></idle>
81: <idle></idle>
82: * Mem. Rd Blck Addr = 10003000 REQ64#
83: Requester = BusO Device3 FuncO SeqID = 3 BC = 273
84: <decoding> (no DEVSEL#, no IRDY#)</decoding>
85: <response></response>
86: <term> -SPLIT RESPONSE</term>
87: <term></term>
88: <idle></idle>
89: <idle></idle>
90: <idle></idle>

3 If you want to view the waveform for a given set of lines in the bus cycle lister, highlight the desired lines in the bus cycle lister and press the Cross Reference button **Ref** (make sure that the waveform viewer is still open or minimized).

Analyzing the Captured Transactions

To get a more compressed overview of the transactions that occurred on the bus:

• Click the Transaction Lister button in the main window (or use the *Transaction Lister* item from the Analyzer menu).

The transaction lister removes idles from the display and summarizes the number of waits for each data phase, just showing useful information such as address and data phases. Address reconstruction is also done during bursts.

-810	Transac	tion Lister (E2929A_DE	EP - Offline) [RTBehavior.wfm]
<u>F</u> ile	<u>B</u> un	F <u>ilter S</u> earch <u>H</u> elp	
		Suppress <u>D</u> ata Transfers	
	0:	I/O Read	λ = 0010000d BE = 0001 WAIT = 2 Req. = (0,3,0) SeqID = 0 -SPLIT RESPONSE
	16:	I/O Read	A = 00100010 BE = 0000 WAIT = 2 Req. = (0,3,0) SeqID = 1 -SPLIT RESPONSE
	32:	I/O Read	A = 00100014 BE = 1000 WAIT = 2 Req. = (0,3,0) SeqID = 2 -RETRY
	40:	I/O Read	A = 00100014 BE = 1000 WAIT = 2 Req. = (0,3,0) SeqID = 2 -SPLIT RESPONSE
	71:	Split compl.	D = afed82ea WAIT = 5 Req. = (0,3,0) Comp. = (0,3,0) SeqID = 0 BC = 4 (No:
	82:	Mem. Rd Blck	λ = 10003000 WAIT = 2 Req. = (0,3,0) SeqID = 3 BC = 273 -SPLIT RESPONSE
	113:	Split compl.	WAIT = 4 Req. = (0,3,0) Comp. = (0,3,0) SeqID = 1 BC = 4 (Normal completio
	125:	Split compl.	WAIT = 4 Req. = (0,3,0) Comp. = (0,3,0) SeqID = 1 BC = 4 (Normal completio:
	137:	Split compl.	WAIT = 4 Req. = (0,3,0) Comp. = (0,3,0) SeqID = 1 BC = 4 (Normal completio:
	149:	Split compl.	D = 16dacfe0 2cdc7f82 WAIT = 2 Req. = (0,3,0) Comp. = (0,3,0) SeqID = 1 B
	157:	Mem. Wt Blck	A = 30000000 20000f0f D = 00xxxxxx xxxxxxxx WAIT = 4 Req. = (0,3,0) SeqID
	165:	- Burst -	Å = 30000000 20000f10 D = 004801f4 004801f0
	166:	- Burst -	A = 30000000 20000f18 D = 00252cdc 00252cd8
	167:	- Burst -	A = 30000000 20000f20 D = 007bf71c 007bf718
	171:	Split compl.	D = 16dacfe0 WAIT = 5 Req. = (0,3,0) Comp. = (0,3,0) SeqID = 2 BC = 4 (No:
	200:	Memory Write	A = 1000310d D = xxb3xxxx xxxxxxx BE = 10111011 WAIT = 2 Req. = (0,3,0) S
	205:	- Burst -	λ = 10003110 D = xxf4xx1a xxa2xx9a BE = 10101010
┛			

Suppressing Data Phases To view the address phases only, check *Suppress Data Transfers* in the *Filter* menu.

Capturing Data in the Trace Memory


	The PCI-X Analyzer (option #100) records information such as PCI-X signals and bus states in its 2-MB state trace memory. The information is stored as one trace memory line per clock cycle.
Controlling the Data Capture	The PCI-X Analyzer provides all features required to make optimal use of the available memory depth:
	• The trigger allows you to start capturing data when a programmable trigger event has occurred. Furthermore, by specifying the triggerpoint, you can additionally control the number of bus cycles stored before and after the trigger event.
	• Storage qualification allows you, during data capture, to selectively filter certain phases or clocks. For example, you can focus on accesses to a particular device, or on address phases only. Only selected phases and clocks are captured.
	Another possibility to focus on address phases is to suppress data transfer in the <i>Transaction Lister</i> . In this case, both address and data phases are captured, only the display changes. See "Using the <i>Transaction Lister</i> " on page 42.
Using the Data Capture	Data stored in the trace memory can be displayed at different levels of abstraction: as waveforms, bus cycles, or transactions.
	Not only can you analyze the data in terms of PCI-X behavior, but you can also implement functional tests such as data compares. For example, if you are debugging a LAN interface, you could capture all of the blocks of data going into and coming out of the card. Once this data has been captured, you could analyze it to isolate the bugs on the LAN interface.

Data Stored in the Trace Memory

The trace memory on the Agilent E2929A/B testcard stores all PCI-X signals and bus states, the Exerciser states, and additional information. The trace data is stored as one trace memory line per PCI-X clock cycle and can be used for low-level debugging and analysis of bus traffic.


Trace Memory Components The capture is controlled by the trace memory *trigger* and the *storage* qualifier.

The figure below gives an overview of how the trace memory is built up.



Recording Data The trace memory is a circular memory that is filled continuously while the Analyzer is running. The storage qualifier controls which bus states are recorded. If one or more lines are filtered, a gap information is stored instead.

Recording is stopped after the trigger event has occurred. The trigger position specifies the amount of pre-trigger and post-trigger data to be kept in the data capture.



The lower bar in the figure represents events on the bus. Some of them do not meet the storage qualifier condition and are therefore filtered out (gray areas). Gap information is stored instead of the events.

After the Analyzer has been started, the memory is filled. Because the trace memory is a circular memory, previously captured states will be overwritten until the trigger event occurs.

Stored data is represented by the upper bar in the figure: not suppressed bus events and gap information. When the trigger event occurs, the trace memory continues to be filled until the specified amount of post-trigger information is stored. **Uploading Data** Once the measurement is complete, the trace memory contents are uploaded. They can be displayed in the waveform viewer, the bus cycle lister, and the transaction lister.

The waveform viewer, the bus cycle lister and the transaction lister allows you to upload this data to a file (wfm file).

To reduce the upload time, you can specify the size of the trace memory to be uploaded. This does not reduce the amount of data that is recorded.

NOTE If the Analyzer is set up to fill the trace memory after a trigger event and the event does not occur, stopping the Analyzer sets an artificial triggerpoint. The trace memory will then contain 100 % pre-trigger history. The last captured state is the state before the Analyzer was stopped.

Nevertheless, the trace memory will still be empty if no samples were taken because of the storage qualification.

Setting Up the Data Capture

Setting up the data capture consists of the following steps:

• Setting up the trigger.

If required, specify a trigger pattern.

• Setting up the storage qualifier.

How to Set Up the Trigger

To set up the trigger, you must program the trigger event for the trace memory trigger.

By default, the trigger is set to immediate. The data capture will be started as soon as the Analyzer is started.

To specify a trigger event:

1 In the main window, click the Capture button \bigcirc .

Capture	
Help	
Trigger Storage	ОК
Immediate	Cancel
C Trigger on:	
Any Error occured	
🗖 Bus pattern	
Eus command	
Bus address	
Initiator ID	
Obs pattern	
Triggerpoint	
<u></u>	
50%	

- 2 Select *Trigger on:* to set up a trigger event.
- **3** Select one or more events to trigger on. The selected events can be OR- or AND-combined.

Capture			
<u>H</u> elp			
Trigger	Storage		ОК
O Imm	nediate		Cancel
💿 Trig	iger on:		
	Any Error occure	ed	
	OR 💌		
	Bus pattern	FRAME=0	
	OR 💌		
	Bus command	ANY command	
	AND 💌		
N	Bus address	Hi: 0x 0 Lo: 0x 0	
_	AND 💌		
		0x 0	
_	AND 💌		
	Obs pattern	TRUE Edit	
		Triggerpoint	
	1 1	- I I I Î I I I I I 50%	

4 Specify the selected events.

To specify the bus and observer patterns, click the corresponding Edit button.

This opens the Pattern Editor dialog box, where you can set up the pattern (as described in *"How to Specify a Trigger Pattern" on page 23*). When you are finished, the pattern term is displayed.

For more information, please refer to the *Agilent E2929A/B Windows* and *Dialog Boxes Reference*.

- **5** Move the slider to specify a *Triggerpoint*:
 - 0% means: no pre-trigger history is stored
 - 100 % means: only pre-trigger history is stored
- **6** Now the trigger is set up. Click *OK* to store your settings or change to the *Storage* tab to set up the storage qualifier.

How to Specify a Trigger Pattern

The Pattern Editor helps you in setting up the conditions that describe the trigger event, among other events.

Specifying a pattern means selecting the signals and values of interest. Your selections are AND-combined to build the pattern term.

To specify the trigger pattern:

1 Click the *Edit* button on the *Trigger* tab in the Capture dialog box to open the Pattern Editor.

Pattern Editor[Trigg Help	jer]	
Signal	Value	
AD64	xxxxxxx\h	Cancel
AD32	xxxxxxx\h	Clear
CBE7_4	x\h	
CBE3_0	x\h	
FRAME	0	
IRDY	×	
TRDY	×	
DEVSEL	×	
IDSEL	×	
STOP	×	
ACK64	×	
REQ64	×	
PAR	×	_

2 To assemble the pattern, click in the *Value* column of the required signals.

The method of entering the values depends on the type of the signal:

- If the signal is a bit vector, for example, the address and data bus signal *AD32*, you can enter the value directly into the value field. Possible formats are hexadecimal (entry ends with \h), decimal (\d) and binary (\b).
- If the signal is a single bit, for example, the initiator ready signal IRDY, you can select a value from the list in the value field. The possible values are 0, 1, and x (don't care).

 If the signal is a type that can take several different values, for example, the bus state *bstate* or the transaction command *xact_cmd*, you can select a value. When clicking the value field, the Selection List dialog box opens to present the possible states.

Selection List						
Help						
Available:	Selected:	ОК				
Int_Ack		Cancel				

Select from the list of available states. The software OR-combines the *Selected* (font) states.

To return to the pattern editor, click OK.

3 After you have included all required signals, click OK.

Conjunction of Signals The signals of the pattern are AND-combined automatically to build the conditional expression.


Example:

Setting the FRAME and IRDY values to 1, will result in this logical expression:

"FRAME=1 && IRDY=1".

Disjunction of Signals If you need OR-combined signals, use the check box in front of this pattern. This negates the specified pattern. Using the rule of deMorgan turns the conjunction into a disjunction and reverse the signals.

Example:



This results in:

"ri_act=1 || ci_act=1"

How to Set Up the Storage Qualifier

To set up the storage qualifier in standard capture mode, program a pattern to specify the transactions and states to be stored. Furthermore, you can select to suppress certain cycles if they are irrelevant for your test. By default, all cycles will be captured.

To specify the storage qualifier:

1 From the *Analyzer* menu, select *Capture* and change to the *Storage* tab.

Capture	
<u>S</u> etup <u>H</u> elp	
Trigger Storage	ОК
C All C Selected Transactions / States TTRUE Selected Bus States ✓ Suppress Idle Cycles	Cancel
Suppress Wait Cycles	
Capture Mode: Standard	

2 Select *Selected Transactions/States* to start setting up the storage qualifier.

3 Click the *Edit* button to specify the pattern term that describes the storage qualifier condition.

This opens the Pattern Editor dialog box, where you can set up the pattern as described in *"How to Specify Transactions and States" on page 26.* On return, the pattern term will be displayed in the text field.

- **4** In the *Selected Bus States* section, check the bus states you wish to suppress from being stored (idle and/or wait cycles).
- 5 Click OK.

How to Specify Transactions and States

If you wish to exclude certain transactions or bus states from being stored in the trace memory, you need to specify a condition for the storage qualifier. The pattern editor supports you in setting up this expression.

NOTE The storage qualifier condition identifies the transactions and states to be stored and, thus suppresses all others.

To specify the condition, select transactions and states:

1 Click the *Edit* button on the *Storage* tab in the Capture dialog box to open the Pattern editor.

Pattern Editor[Storage]					
<u>H</u> elp					
Signal	Value		ŪK I		
xact_cmd	DONT CARE		Cancel		
xact_tran64	×		Clear		
ri_act	×				
ct_act	×				
		◄			

- **2** To define the pattern, click in the *Value* column of the required signals. The method of entering the values depends on the type of the signal; if you keep the mouse button pressed, a box appears listing suitable values for selection.
 - xact_cmd

Only transactions that use the selected commands are stored.

- ct_act

Set this to 1 to store only transactions in which the *completer-target* of the Agilent E2929A/B testcard is involved, or set it to 0 to suppress these transactions.

– ri_act

Set this to 1 to store only transactions in which the *requester-initiator* of the Agilent E2929A/B testcard is involved, or set it to 0 to suppress these transactions.

- xact_tran64

Set this to 1 to store only transactions with a 64-bit request, or set it to 0 to suppress these transactions

3 After you have included all the required signals, click OK.


The assembled transactions and state settings are automatically ANDcombined to build the storage qualifier condition.

Setting Up the Trigger Sequencer

For more advanced measurements, you can program the	
Agilent E2929A/B testcard's trigger sequencer to implement	,
sophisticated trigger and storage qualifier conditions.	

Goals of the SequencerThe sequencer is designed to detect sequences of bus states. It is
implemented with a state machine that compares bus states with
programmable pattern terms to recognize these sequences.

The trigger sequencer controls the *trigger* and the *storage qualifier* for the trace memory. The trigger is fired after a specified sequence of bus states has been detected. After the trigger has been fired, the trace memory is filled with sampled states that meet the conditions of the storage qualifier.



The following figure details the trace memory trigger sequencer.

Sequencer Internals	The sequencer provides an internal memory, a state machine, and two 32-bit feedback counters (A and B). The state machine controls the operation of the sequencer.
	For each state, <i>transition conditions</i> specify when to switch to the next state. The transition conditions can be built from pattern terms and the terminal count of the sequencer's feedback counters.
Feedback Counter	A feedback condition is used to decrement a loop variable that starts counting at the respective preload value (feedback counter A or feedback counter B). The preload value is set if a specified preload

- condition is met. If the loop variable reaches zero, the respective terminal count signal (tc_fba or tc_fbb) is set, which can be used within a pattern term.
- Sequencer Description TableThe sequencer is controlled by a sequencer description table consisting
of a number of transitions. Each transition is defined by a table row,
holding a state number, the number of the next state, and the condition
defining when to switch to the next state.

In addition, each transition defines output conditions:

- the feedback counter decrement conditions
- the feedback counter preload conditions
- the trigger signal
- the storage qualifier
- **NOTE** All actions take place on a state transition. There are no inherent actions by being in any state.


Sample Sequencer Setup

Example Task	The following example shows the basic principles of programming the trigger sequencer. The following sequence is to be detected:
	1. Wait for the address phase of an access to video memory.
	2. When the address phase is detected, trigger and store all the transfers.
	3. Stop storing if an idle cycle occurs.
	4. Wait for the next access to video memory.
Pattern Terms	For this sequence, the following patterns need to be detected and are therefore assigned to pattern terms:
	• bus0: addr_phase==1 && AD32==b8xxx\h
	This programs bus pattern term bus0 to detect an address phase that addresses the range b8000 b8fff.
	 obs0: xact_cmd==Mem_ReadDW && ri_act==1
	This programs observer pattern term obs0 to detect Memory Read DWord transfers executed by the requester-initiator.

• obs1: bstate==Idle

This programs pattern term obs1 to detect idle cycles.

Building a State DiagramThe next step is to determine the sequence in which the patterns are to
be detected and what is to happen to the trigger and storage qualifier.
Especially when planning for long and difficult sequences, it is
recommended that you use a state diagram like the following:



This state diagram can easily be translated into a sequencer description table.

Each transition (arrow) in the state diagram requires a row in the table. The sequencer description table for the example is as follows:

Cur State	Next State	XAct Cond.	Trig Cond.	SQ Cond.
0	0	!bus0	0	0
0	1	bus0	1	1
1	1	!obs1	0	obs0
1	0	obs1	0	1

Table 1 Example Sequencer Description Table

How to Set Up the Trigger Sequencer

Setting up the trigger sequencer can be quite complicated, depending on the test requirements. The following instructions only outline the basic steps. Use this sample sequencer setup to make yourself familiar with the principles of sequencer programming.

To set up the trigger sequencer:

- 1 From the Setup menu, check Trigger Sequencer under Options.
- 2 From the *Analyzer* menu, select *Capture*... to open the *Trigger Sequencer* dialog box.

Tri	Trigger Sequencer						
H	elp						
			Transition	\$			OK
		Cur State	Next State	XAct Cond.			Cancel
	1	0	0	1	-		Default
	2						
	3						
	4				-		
		•			•		
					D.(. 1	
	FBA:	ffffffff\h	FBB: ffffff	ff\h	Defa		
			Patterns				
		RAME=0				Edit	
	bus1: 🛛					Edit	
	obs0: 🔽					Edit	
	obs1: T					Edit	
	obs2: T					Edit	
	obs3: 🗍					Edit	
	err0: TRUE Edit						
	Triggerpoint						
	1	1 1	и и Й 50%	1 1 1	I I	1	
				uencer			
			Capture Mode: Seq	uencer			

Proceed as follows to enter the sequencer setup you have developed on your own:

- 1 Enter your sequencer description table into the *Transitions* table.
- **2** Set the *Preload Value (FBA* or *FBB)* of the sequencer's feedback counter (not used in the example).

The preload values of the sequencer's feedback counters determines how often a sequence must occur before an output signal is set or a transition is made.

3 Assemble the patterns *bus0*, *obs0* and *obs1* as described for the trigger patterns in "How to Specify a Trigger Pattern" on page 23.

- **4** Move the slider to specify a *Triggerpoint*:
 - 0 % means: no pre-trigger history is stored
 - 100 % means: only pre-trigger history is stored
- 5 Now the trigger sequencer is set up. Click *OK* to store your settings.
- **NOTE** All transition conditions of one state must be exclusive. This means, that one—and only one—transition condition of a state must turn true at a time. Otherwise, the software will not accept the table because the table does not uniquely define the sequencer's behavior.

How to Run the Data Capture

After setting up the trigger and storage qualifier, the testcard is ready to capture data.

Starting the PCI-X Analyzer enables the pattern terms and the trigger.

The analysis requires traffic on the PCI-X bus under examination. Therefore, you must load traffic onto the bus when running the PCI-X Analyzer. This traffic can be generated by application-level test programs (benchmarks, and so forth) or by means of one or more Agilent PCI-X Exercisers.

Running the Analyzer There is more than one way to run the PCI-X Analyzer:

• The Run button \blacktriangleright and the *Start* item from the *Run* menu start the testcard. The components to be started can be specified in the Run Options window (select *Options* from the *Run* menu):

🚆 Run Options 👘	_ 🗆 ×
<u>H</u> elp	
Run-Buttor Runs Analyzer Runs Performance Runs Exerciser Clears protocol error	
Run	Stop

The number of available options depends on the installed software and hardware options.

Note that you can direct the software to clear all pending protocol errors when the testcard is started.

- Clicking the Run button **b** starts the testcard (Analyzer *and* Exerciser).
- To start the PCI-X Analyzer only:
 - select Run from the Analyzer menu, or
 - click the Run button in the waveform viewer, the bus cycle lister or the transaction lister.
- Monitoring the Test While the test is running, messages appear in the PCI-X Analyzer status bar displaying its current status.



Stopping the Analyzer When the trigger event occurs, the Analyzer continues to write post-trigger history to the trace memory as specified by the triggerpoint and then stops.

You can stop the PCI-X Analyzer manually as well, for example, if the trigger pattern does not occur or if the test runs over an unexpectedly long time.

There is more than one way to start the PCI-X Analyzer:

- Clicking the Stop button 📕 stops both Exerciser and Analyzer.
- To start the PCI-X Analyzer only:
 - select Stop from the Analyzer menu, or
 - click the Stop button in the waveform viewer, the bus cycle lister or the transaction lister.

Viewing And Processing the Trace Memory Capture

The Three Listers	The PCI-X Analyzer provides three tools to view and evaluate the captured PCI-X traffic at different levels of abstraction:
	Waveform Viewer
	At the lowest abstraction level, the waveform viewer displays the state of each signal (0 or 1) and the bus conditions (addresses and data on address/data lines, byte enables, and commands on the C/BE lines) at each clock cycle of the capture.
	Bus Cycle Lister
	The bus cycle lister derives information on the type of each bus cycle and displays a list of the detected signals and states per bus cycle. For example, the state of the C/BE lines during an address phase is evaluated to display the referring command.
	Transaction Lister
	At the highest abstraction level, the transaction lister shows a list of the transactions found in the captured data. It summarizes the clocks of each transaction in one line and lists certain attributes or parameters that were detected during the transaction (for example, address, waits, retries).
Synchronizing the Listers	The listers can be used in parallel and be synchronized to view the same range of samples of the capture at the same time (see "How to Synchronize the Listers" on page 40).
Processing the Information	The information shown in the listers can be saved and restored for later analysis (see " <i>Processing the Captured Data</i> " on page 44).
NOTE	If the captured data is not uploaded from trace memory after the trigger event has occurred (for example, if the testcard has been run in stand- alone mode), click the Reload button 🐼 to upload the current capture.

Using the Waveform Viewer

The waveform viewer displays the state of each signal (0 or 1) and the bus conditions (addresses and data on address/data lines, byte enables, and commands on the C/BE lines) at each clock cycle of the capture.

To call the waveform viewer:

Waveform Viewer			_ 🗆 ×
<u>File Run Time Signals Markers H</u> elp			
	BA 🖻 🖏 🥵 🖉 🚑		
Signal Val(A)		<u> </u>	
AD64	FFFFFFF 000		\rightarrow
AD32	00001012 0010	0000D 31001800	\rightarrow
CBE3_0	2	×1 × F	
CBE7_4	F	2 F	
FRAME			
IRDY			
TRDY			
DEVSEL			
IDSEL			-
Marker A 📃 🛨 sa	-6 sa 1 💌 sa/div.		5 sa
Marker B 🗾 🛓 sa			
A to B sa	First Sample	Range -10 to 300 sa	Last Sample

The waveform lister supports you in analyzing the captured data by allowing you to

- restrict the display to show only the signals and bus states relevant for your test (see "How to Arrange the Signal Display" on page 37),
- improve the view by specifying the range and resolution of the displayed clock cycles (see *"How to Adjust Range and Resolution" on page 38*),
- set markers, for example, to toggle between two locations within the sample in order to compare them (see "*How to Use the Markers*" on page 39).

To analyze the captured data at the different abstraction levels at the same time, you can synchronize the currently displayed listers (see "How to Synchronize the Listers" on page 40).

Agilent E2929A/B PCI-X Analyzer User's Guide, August 2002

How to Arrange the Signal Display

To optimize the signal display in the waveform viewer to show only signals relevant for your test, you can exclude all irrelevant signals and arrange the order in which the signals are displayed. Proceed as follows:


1 From the *Signals* menu of the waveform viewer, select *Arrange*.

Ar	range Signals		
<u>H</u>	elp		
	Available Signals	Displayed Signals AD32 ▲ AD64 ↓ CBE7_4 ↓ CBE3_0 ↓ FRAME ▼	OK Cancel
		Format Hex 🜩	

- **2** Click on the horizontal arrow buttons to exclude or include signals (the signals shown in the left area will not be displayed in the lister).
- **3** Click on the vertical arrow buttons to arrange the signals to arrange them as they should appear in the lister.
- **4** For the address/data and byte enable signals, determine whether they are displayed in decimal or hexadecimal format.
- **5** Click *OK*.
- **NOTE** Using the *Signals* menu of the waveform viewer, you can also adjust the height of the displayed signals.

How to Adjust Range and Resolution

Below the signal display the waveform viewer provides information on the currently selected view: first and last displayed sample and zoom factor (resolution). The slider bar represents the complete capture and shows the location of the triggerpoint and of the markers (if set). The samples are always numbered so that the triggerpoint is located at sample 0.



The waveform viewer provides full flexibility to adjust the view to your needs:


- To enlarge the display, resize the Waveform Viewer window.
- Scroll horizontally so that the area you wish to focus on is in the center of the view.
- Click the Goto Trigger button 🗾 to move the view to the triggerpoint.
- Click the Goto Marker A and B buttons →A →B to move the view to the respective marker.
- Click the Zoom buttons 🖪 🗟 to zoom in or out.
- The resolution shows the number of samples between two division marks (top row of diagram).
- Click the Redraw button 🖻 to refresh the display.

How to Use the Markers

The waveform viewer provides two markers, A and B. With these markers you can

- mark two particular samples of your interest,
- set the visible range in the lister's display,
- set a begin and end marker when using the cross reference function.

The following buttons allow you to control the markers:



Placing the Markers To place the markers, proceed as follows:

- **1** Scroll horizontally so that the position for marker A is in the center of the view.
- 2 Click the Move Marker A into View button.Marker A is set in the center of the lister's display.
- **3** Repeat these steps for marker B.

Moving the Markers To move the markers, you can

- use the sliders A and B.
- drag and drop the marker symbols in the header of the lister's display.
- enter values in *Marker A*, *Marker B*, or *A to B*.
- click the Move Marker B near to Marker A button.

Using the Markers When you have finished placing the markers A and B, you can

- move the view to A or B by clicking the Goto Marker A or Goto Marker B buttons.
- set the visible range between A and B by clicking the View Range between Marker A and B buttons.

The markers A and B of the waveform viewer are also used by the cross-reference function (see "How to Synchronize the Listers" on page 40).

NOTE The waveform viewer will display the values of bus signals at Marker A (on the left hand side).

How to Synchronize the Listers

The displays of all three listers—waveform viewer, bus cycle lister, and transaction lister—can be synchronized by means of the *cross-reference* function. This function is available in any lister. It allows you to view the same samples in all open listers for examination on different abstraction levels.

To synchronize the listers:

- **1** Open the desired listers.
- **2** If no capture is loaded, upload the trace memory (after an Analyzer run) or load a file.
- **3** In one of the listers, select the range to be viewed:
 - in the transaction lister and bus cycle lister: keep the left mouse button pressed while moving the mouse cursor over the samples
 - in the waveform viewer: set markers A and B. The samples between them are considered as "selected".
- **4** Click the Cross Reference button 🔢 to synchronize all open listers.

Using the Bus Cycle Lister

The bus cycle lister derives and displays information according to the type of each bus cycle, for example:

- If it is an address cycle: which is the transferred address and which command is in use?
- If it is a cycle of a data phase within a burst: what is the data and which byte enable signals are set?
- Is it a wait cycle?
- Is it an idle cycle?

The lister provides a search feature allowing you to search for errors and strings in the list and an export feature to store the textual list or parts of it as a text file.

To call the bus cycle lister:

◆ In the main window, click the Bus Cycle Lister button .

📲 Bus C	ycle Lister 📃 🗆 🗙
<u>F</u> ile <u>R</u> un	<u>S</u> earch <u>H</u> elp
	▶ -T 봤 _ Goto:
-10	: <idle></idle>
-9	: <idle></idle>
-8	: <idle></idle>
-7	: <idle></idle>
-6	: <idle></idle>
-5	: <idle></idle>
-4	: <idle></idle>
-3	: <idle></idle>
-2	: <idle></idle>
-1	: <idle></idle>
0	: * I/O Read Addr = 0010000d
1	: BE = 0001 Requester = Bus0 Device3 Func0 SeqID = 17
2	: <decoding> (no DEVSEL#, no IRDY#)</decoding>
3	: <response></response>
4	: <wait> (no TRDY#)</wait>
5	: <wait> (no TRDY#)</wait>
6	: <wait> (no TRDY#)</wait>
7	: <wait> (no TRDY#)</wait>
8	: <wait> (no TRDY#)</wait>
9	: <wait> (no TRDY#)</wait>
	: Data = afed82ea
14	: <recover></recover>
	·

Each line in the list represents one bus cycle. For each cycle, its type (transaction, idle, etc.) and detected attributes are stated.

Browsing Through the Cycles

The bus cycle lister supports several methods of browsing through the cycles:

- You can move in the capture using the scroll bars.
- You can move to the triggerpoint by clicking the Goto Trigger button <u>+T</u>.
- You can move to a particular sample by entering a sample number in the *Goto* text field and pressing return.
- You can use the *Search* menu items to search for strings or errors.

Using the Transaction Lister

The transaction lister shows a list of the transactions found in the captured data. It summarizes the clocks of each transaction in one line and lists certain attributes or parameters that are detected during the transaction.

Searching for Errors The lister provides a search feature allowing you to search for errors and strings in the list and an export feature to store the textual list as a text file.

Suppressing Data PhasesIf you are not interested in data phases, you can suppress data transfers.In the Filter menu, check Suppress Data Transfers to horizontally filter
out all data transfers. This is useful to remove long bursts.

To view both data and address phases, uncheck *Suppress Data Transfers*.

To call the transaction lister:

• In the main window, click the Transaction Lister button .

=nn T	ransactio	n Lister							
Eile	<u>Eile R</u> un Filter <u>S</u> earch <u>H</u> elp								
	•	-7 號♡∽ / //	Goto:						
	0:	I/O Read	A = 0010000d	D = afed82xx BE = 0001	WAIT = 11	Req. = $(0, 3, 0)$	SeqID = 17 🔺		
	17:	Mem. Rd Blck	A = 10003000	D = fb05c7f7 0acf522b	WAIT = 11	Req. = $(0, 3, 0)$	SeqID = 0		
	31:	- Burst -	A = 10003008	D = b8a8af8a c3aadb9b					
	32:	- Burst -	A = 10003010	D = b6d937b7 09409e2b					
	33:	- Burst -	A = 10003018	D = 089468db d95605e9					
	34:	- Burst -	A = 10003020	D = fbc5e39c 924835c6					
	35:	- Burst -	A = 10003028	D = f6ec6a63 ff4b6f79					
	36:	- Burst -	A = 10003030	D = bce2e815 ea151a68					
	37:	- Burst -	A = 10003038	D = cb3e8584 a2db208c					
	39:	I/O Read	A = 00100010	D = 2cdc7f82 BE = 0000	WAIT = 11	Req. = $(0, 3, 0)$	SeqID = 8		
	56:	Mem. Rd Blck	A = 10003040	D = af8cfbab ae8f054a	WAIT = 11	Req. = $(0, 3, 0)$	SeqID = 30		
	70:	- Burst -	A = 10003048	D = 909adb1f 8a1349b7					
	71:	- Burst -	A = 10003050	D = e203feaf ee12d794					
	72:	- Burst -	A = 10003058	D = c99eeaa0 48e312fc					
	73:	- Burst -	A = 10003060	D = abd22efb 2ea706ca					
	74:	- Burst -	A = 10003068	D = 4402bcff bc2ec0ba			_		

Each line in the list represents a complete transaction and states information about the transaction:

- start sample number
- bus command
- bus address
- data (if any)
- detected behaviors

The transaction lister provides the same scrolling, moving, searching, and storing features as the bus cycle lister. Please refer to *"Browsing Through the Cycles" on page 42.*

Processing the Captured Data

Normally, the data captured in the trace memory is uploaded automatically after the trigger event has occurred so that you can view it directly in the listers. You can analyze the data, save it to disk and load it again for later analysis.

However, if the PCI-X Analyzer has been run in stand-alone mode or under control of a C program (without using the graphical user interface), you will have to upload the captured data.

The listers provide the following functions for processing the captured data:

- The Reload button 🔊 allows you to upload the current capture from the testcard's trace memory into the user interface software.
- The Print button 🖨 allows you to print the captured data as currently displayed.
- The *File* menu in each lister provides menu items to save the contents of the trace memory to a waveform file (.wfm) and to load data from a file. A range can be specified to save only a part of the captured data.
- The *File* menu in the Bus Cycle Lister and in the Transaction Lister provides the *Export to File* item, allowing you to save the lists as text files.
- The *File* menu in the Bus Cycle Lister provides the *Export selected Range* item, allowing you to save only the selected range of bus cycles as a text file.

Index

A

Analyzer see PCI-X Analyzer Arrange Signals (window) 37

В

Browsing through the Cycles 42 Bus Cycle Lister Browsing 42 Button 41 Window 41

C

Capture Button 21 Window 11 Captured Bus Cycles, analysis 15 Captured Data, processing 44 Captured Transactions, analysis 16 Captured Waveforms, analysis 13 Capturing Data, Setup 20 Components of the Trace Memory 18 Cross Reference (button) 40 ct_act 26

D

Data Capture Processing 44 Running the test 32 Setup 20 Uploading 20 Data Recording 18 Documentation Overview 5

E

Examples See Guided Tour

F

Feedback Counter 28 Format (hex/decimal) in Waveform Viewer 37

G

Goto Trigger (button) 14

Guided Tour Analyzing PCI-X Traffic from System Memory to the Testcard 9

L

Listers Bus Cycle 41 Synchronization 40 Transaction 42 Types 35

Μ

Markers Waveform Viewer 39

0

Offline/Demo Mode (radio button) 8 Overview Documentation 5

Ρ

Pattern Editor (window) 23 PCI-X Analyzer Status Bar 33 Preload Value 31

R

Range 38 Recording Data 18 Reload (button) 44 Resolution 38 ri_act 27 Run (button) 32 Running the Analyzer 32

S

Selected Transactions/States (Storage Qualifier Setup) 25 Sequencer Description Table 28 Internal 28 Setup of the Sample Sequencer 29 of the Storage Qualifier 25 of the Trigger 21 Signal Display 37 Specifying Transactions and States 26 Trigger Bus Patterns 23 State Diagram 30 States, Specifying 26 Status Bar 33 Stop (button) 33 Stop (button) 33 Stopping the Analyzer 33 Storage (tab) 25 Storage Qualifier Setup 25 Synchronizing the Listers 40

Т

Trace Memory Components 18 Stored Data 18 Trigger Sequencer 28 Transaction Lister Button 43 Window 42 Transactions, Specifying 26 Transitions 31 Trigger Bus Pattern Specification 23 Point 23 Setup 21 Trigger (tab) 10

U

Uploading Captured Data 20

V

Viewer Waveform 36

W

Waveform Viewer 36 Button 36 Window 13

X

xact_cmd 26 xact_tran64 27

Index

Ζ

Zoom 38

Publication Number: 5988-4903EN

